# 250P: Computer Systems Architecture 

# Lecture 5: Pipelining and pipelining hazards 

Anton Burtsev
April, 2021

## Some Equations

- Unpipelined: time to execute one instruction = T + Tovh
- For an N -stage pipeline, time per stage $=\mathrm{T} / \mathrm{N}+$ Tovh
- Total time per instruction $=\mathrm{N}(\mathrm{T} / \mathrm{N}+\mathrm{Tovh})=\mathrm{T}+\mathrm{N}$ Tovh
- Clock cycle time $=$ T/N + Tovh
- Clock speed = 1 / (T/N + Tovh)
- Ideal speedup $=(T+T o v h) /(T / N+T o v h)$
- Cycles to complete one instruction $=\mathrm{N}$
- Average CPI (cycles per instr) $=1$


## A 5-Stage Pipeline

Time (in clock cycles)


## A 5-Stage Pipeline

Use the PC to access the I-cache and increment PC by 4


## A 5-Stage Pipeline

Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)

Time (in clock cycles)


RISC/CISC Loads/Stores

## A 5-Stage Pipeline

ALU computation, effective address computation for load/store


## A 5-Stage Pipeline

Memory access to/from data cache, stores finish in 4 cycles


## A 5-Stage Pipeline

Write result of ALU computation or load into register file


## Pipelining Hazards

## A 5-Stage Pipeline

Time (in clock cycles)


Source: H\&P textbook

## Hazards

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch - special case of a data hazard - separate category because they are treated in different ways


## Structural hazards

## A 5-Stage Pipeline

Time (in clock cycles)


## Structural Hazards

- Example: a unified instruction and data cache $\rightarrow$ stage 4 (MEM) and stage 1 (IF) can never coincide
- The later instruction and all its successors are delayed until a cycle is found when the resource is free $\rightarrow$ these are pipeline bubbles
- Structural hazards are easy to eliminate - increase the number of resources (for example, implement a separate instruction and data cache)


## Data hazards

## A 5-Stage Pipeline

Time (in clock cycles)


## Pipeline Implementation

- Signals for the muxes have to be generated - some of this can happen during ID
- Need look-up tables to identify situations that merit bypassing/stalling - the number of inputs to the muxes goes up



## Example

add R1, R2, R3

Iw R4, 8(R1)


## Example

Iw R1, 8(R2)

Iw R4, 8(R1)


## Example

Iw R1, 8(R2)
sw R1, 8(R3)


## Summary

- For the 5-stage pipeline, bypassing can eliminate delays between the following example pairs of instructions:

> add/sub R1, R2, R3
add/sub/lw/sw R4, R1, R5
$\begin{array}{ll}\text { Iw } & R 1,8(R 2) \\ \text { sw } & R 1,4(R 3)\end{array}$

- The following pairs of instructions will have intermediate stalls:

Iw R1, 8(R2)
add/sub/lw R3, R1, R4 or sw R3, 8(R1)
fmul F1, F2, F3
fadd F5, F1, F4

Control hazards

## Hazards

- Structural hazards
- Data hazards
- Control hazards


## Control Hazards

- Simple techniques to handle control hazard stalls:
$>$ for every branch, introduce a stall cycle (note: every $6^{\text {th }}$ instruction is a branch on average!)
$>$ assume the branch is not taken and start fetching the next instruction - if the branch is taken, need hardware to cancel the effect of the wrong-path instructions
$>$ predict the next PC and fetch that instr - if the prediction is wrong, cancel the effect of the wrong-path instructions
$>$ fetch the next instruction (branch delay slot) and execute it anyway - if the instruction turns out to be on the correct path, useful work was done - if the instruction turns out to be on the wrong path, hopefully program state is not lost


## Branch delay slot

(a) From before

(b) From target

(c) From fall-through


Thank you!

