# 250P Computer Systems Architecture, Winter 2019

# DFS DVFS

Adapted from Rajeev Subramanium's Spring '16 CS6810 course (University of Utah)

28 Jan 2019

Aftab Hussain University of California, Irvine

# Basic idea of DFS and DVFS

We need to improve the performance of the processor: i.e., reduce its power and energy consumption.

two techniques to so:

Dynamic Frequency Scaling - change frequency of processor Dynamic Voltage and Frequency Scaling - change V and f of processor during runtime

both impacts the *power consumption* and *time* of the processor

Example of how DFS and DVFS changes power and time of processor

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns (cycle time = 1 / frequency)

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

#### Applying DFS,

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1/ frequency)

#### Applying DFS.

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

#### Note

> Each circuit has been designed to complete within 1 ns.
> So now, each circuit has enough time to finish the task assigned to it.

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

#### Applying DFS,

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

#### Note

 > Decreasing the frequency is ok.
 > Increasing the frequency is not an option -- because would then be assigning a new task to a circuit before it could finish.

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

#### Applying DFS.

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

What is the, New Execution Time? New Energy Consumption? New Power Consumption?

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

#### Applying DFS.

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

**Two relations** Dynamic Power & Voltage^2 x Frequency Leakage Power & Voltage x Leakage Current

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

#### Applying DFS.

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

**Two relations** Dynamic Power α Voltage<sup>2</sup> x Frequency Leakage Power α Voltage x Leakage Current

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

#### Applying DFS.

> Change frequency to 0.5 GHz> So new cycle time = 2 ns

#### Assumption

> Program is entirely CPU-bound.

> In reality, programs may be memory bound. Memory is not affected by CPU speed.

### A memory bound program

## Assumption

> Program is entirely CPU-bound.

> In reality, programs may be memory bound. Memory is not affected by CPU speed.







A memory bound program

If this example program was memory-bound the total time taken would have been less than 200s.

## Assumption

> Program is entirely CPU-bound.

> In reality, programs may be memory bound. Memory is not affected by CPU speed.

#### Summarizing DFS,

> Reducing frequency can significantly reduce power.

> Reducing frequency may not necessarily reduce energy due to a (possibly linear) increase in execution time.

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

> Supply voltage is 1 V.

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

> Supply voltage is 1 V.

#### Applying DVFS,

> Change supply voltage to 0.9 V

> Also need to reduce frequency, because circuit delay increases if V decreases.

> 100 ----> Dynamic Power : 75 W + Leakage Power : 25 W

> Let's say frequency of the processor is 1 GHz.

> Therefore, cycle time = 1 ns

(cycle time = 1 / frequency)

> Supply voltage is 1 V.

#### Applying DVFS,

> Change supply voltage to 0.9 V
 > Also need to reduce frequency, because circuit delay increases if V decreases.

### [White-Board]

Problem 3 on <u>Rajeev's</u> <u>Slides</u> (Slide nos. 10, 11) Thank you