Performance Optimization Techniques for Accelerating WRF Physics Codes on Intel Micro-architectures

Presented by: **T.A.J.Ouermi**, Mike Kirby, Martin Berzins







Motivation

➢Faster weather physics for operational Navy Environmental Prediction sysTem Utilizing the NUMA corE (NEPTUNE)

Target architectures: Micro-acrchitectures
 Intel Knights Landing (KNL),
 Intel Haswell

Portability with OpenMP

NEPTUNE



Physics Optimization Challenges

Large loops with many conditional not favorable for parallelism.

Difficult to optimize with transition between many regimes.



<u>WRF single-moment 6-class</u> <u>Microphysics Scheme (WSM6)</u>

Vertical Physics Advantage

>Dependencies within columns.

➢No dependencies between columns.



Vertical Physics representation

Methodology



Transpose



Vectorization



Structures of Arrays (SOA)



Architectures

Intel Knights Landing(KNL)
≻1 socket
≻64 cores
≻4 threads per core
>2VPU per core (AVX-512)
➢Clock of 1.5 Ghz
≻L1 32k
≻L2 1024k
≻MCDRAM 16GB

Intel Xeon CPU E-7-8890 (Haswell)

- ≻4 sockets
- ≻18 cores per socket
- ≻2 threads per core
- ≻VPU (AVX-2)
- ➢Clock of 2.5 Ghz
- ≻L1 32k
- ≻L2 256K
- ≻L3 46MB

Transpose vs SOA

Identify suitable chunk size.

Thread-local SOA
2x faster than transpose.





Discussion

physics schemes		WSM6	GFS physics	GFS radiation
KNL	best time (ms)	23.0	4.8	190.0
	speed-up	70	27	23
	threads	64	128	64
	configuration	dynamic+flat	static+flat	dynamic+flat
Haswell	best time (ms)	17.0	2.0	29.0
	speed-up	26	18	30
	threads	32	72	72
	configuration	dynamic	static	dynamic

Better runtimes with haswell because more cores and faster clock.

Discussion

physics schemes		WSM6	GFS physics	GFS radiation
KNL	best time (ms)	23.0	4.8	190.0
	speed-up	70	27	23
	threads	64	128	64
	configuration	dynamic+flat	static+flat	dynamic+flat
Haswell	best time (ms)	17.0	2.0	29.0
	speed-up	26	18	30
	threads	32	72	72
	configuration	dynamic	static	dynamic

Better runtimes with haswell because more cores and faster clock.

Better speed-ups with KNL because better utilization of threads.

Conclusion and Future Work

➤Code modification to use thread-local SOA.

Identifying the appropriate chunk size to maximize work per thread and locality.

➢Future Directions

Better understanding of how to improve peak performance.

Study of MPI+OpenMP on larger test cases in context of NEPTUNE.

>Acknowledgements:

≻Intel Parallel Computing Center.

➢Alex Reinecke, Kevin Viner (NRL), John Michelakes (UCAR)

Thank you!!

Questions? E-mail: <u>touermi@sci.utah.edu</u>

WSM6 Results

Dynamic scheduling better in both cases.

70x on KNL and 26x on Haswell.

➢FLAT better results than CACHE on KNL.

Haswell peak at 32 threads and KNL at 64 threads



GFS Phys. Results

Scale up to 18x with 72 threads on Haswell.

Scale up to **27x** with 128 threads on KNL.

Static scheduling performs better than dynamics.



Structure of Arrays (SOA)





- Simple example of SOA.
- Figure to the right shows actual SOA used in WSM6 optimization.
- Chunk size is chosen to be multiple of vector unit length.
- Top down optimization approach = From "high-level" to "low-level"

Complex Loop Parallelization

•No conditional 9.7x

•No function calls 30x

Vectorization 41x

do k=kte,kts-1
do i=its,ite
<pre>if(t(i,k).gt.t0c)then</pre>
w(i,k) = venfac(p(i,k), t(i,k), den(i,k))
if(grs(i,k,2).gt.0)then
$m_{nsmlt}(i,k) = xka(t(i,k), den(i,k))$
$PSinte(\mathbf{T}, \mathbf{K}) = \mathbf{K} \mathbf{K} \mathbf{C}(\mathbf{T}, \mathbf{K}) \mathbf{T} \mathbf{C} \mathbf{C} \mathbf{C}(\mathbf{T}, \mathbf{K}) \dots$
end if
<pre>if(qrs(i,k,2).gt.0)then</pre>
<pre>psmlg(i,k)=xka(t(i,k), den(i,k)</pre>
end if
end if
end do
end do

1D Arrays Experiments



1D case

1D Arrays Experiments



1D case with large array sizes

2D Arrays Experiments



2D case

2D Arrays Experiments 45 Original Transpose SOA 40 35 30 Speed-up 25 20 15 10 5 0 16 64 32 128 256 Number of threads do j=2, je-1!\$OMP SIMD do i=1,ie a(i,j)=0.1+c(i,j)/d(i,j)

b(i,j) = (0.2+c(i,j-1)-c(i,j)) / (c(i,j)-c(i,j-1)+0.5)

end do

2D case with large array sizes

24

Chunk Size



KNL Architecture





- •MCDRAM:16GB, High BW
- •Peak 3 teraflops double precision
- •512 bit vectors

MCDRAM & Configurations

Cores+L2

• Cache Mode

- No source changes needed
- Misses are expensive (higher latency)

• Flat Mode

- MCDRAM mapped to physical address
 - use numactl -- for configuration
- Exposed as NUMA node

• Hybrid Mode

- Combination of flat and cache mode
 - eg: 8GB cache and 8GB flat



MCDRAM

DDR