Lecture 22: Router Design

Papers:
• Power-Driven Design of Router Microarchitectures in On-Chip Networks, MICRO’03, Princeton
• A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, ISCA’06, Penn-State
Router Pipeline

- Four typical stages:
  - RC routing computation: compute the output channel
  - VA virtual-channel allocation: allocate VC for the head flit
  - SA switch allocation: compete for output physical channel
  - ST switch traversal: transfer data on output physical channel

<table>
<thead>
<tr>
<th>Cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Head flit</td>
<td>RC</td>
<td>VA</td>
<td>SA</td>
<td>ST</td>
<td>RC</td>
<td>VA</td>
<td>SA</td>
</tr>
<tr>
<td>Body flit 1</td>
<td>--</td>
<td>--</td>
<td>SA</td>
<td>ST</td>
<td>--</td>
<td>--</td>
<td>SA</td>
</tr>
<tr>
<td>Body flit 2</td>
<td>--</td>
<td>--</td>
<td>SA</td>
<td>ST</td>
<td>--</td>
<td>--</td>
<td>SA</td>
</tr>
<tr>
<td>Tail flit</td>
<td>--</td>
<td>--</td>
<td>SA</td>
<td>ST</td>
<td>--</td>
<td>--</td>
<td>SA</td>
</tr>
</tbody>
</table>
Data Points

• On-chip network’s power contribution
  in RAW (tiled) processor: 36%
  in network of compute-bound elements (Intel): 20%
  in network of storage elements (Intel): 36%
  bus-based coherence (Kumar et al. ’05): ~12%

• Contributors:
  RAW: links 39%; buffers 31%; crossbar 30%
  TRIPS: links 31%; buffers 35%; crossbar 33%
  Intel: links 18%; buffers 38%; crossbar 29%; clock 13%

Unlike traditional off-chip networks, link power is not dominant
Network Power

- Energy for a flit = \( E_R \cdot H + E_{wire} \cdot D \)
  \[ = (E_{buf} + E_{xbar} + E_{arb}) \cdot H + E_{wire} \cdot D \]

- This paper assumes that \( E_{wire} \cdot D \) is ideal network energy (assuming no change to the application and how it is mapped to physical nodes)

- Optimizations are attempted to \( E_R \) and \( H \)
Segmented Crossbar

By segmenting the row and column lines, parts of these lines need not switch → less switching capacitance (especially if your output and input ports are close to the bottom-left in the figure above)

Need a few additional control signals to activate the tri-state buffers (~2 control signals, ~64 data signals)

Overall crossbar power savings: ~15-30%
Cut-Through Crossbar

- Attempts to optimize the common case: in dimension-order routing, flits make up to one turn and usually travel straight

- \(2/3\)rd the number of tristate buffers and \(1/2\) the number of data wires

- “Straight” traffic does not go thru tristate buffers

- Some combinations of turns are not allowed: such as \(E \rightarrow N\) and \(N \rightarrow W\) (note that such a combination cannot happen with dimension-order routing)

- Crossbar energy savings of 39-52%; at full-load, with a worst-case routing algorithm, the probability of a conflict is \(~50\%\)

(a) A \(4 \times 4\) cut-through crossbar.
Write-Through Input Buffer

- Input flits must be buffered in case there is a conflict in a later pipeline stage.
- If the queue is empty, the input flit can move straight to the next stage: helps avoid the buffer read.
- To reduce the datapaths, the write bitlines can serve as the bypass path.
- Power savings are a function of rd/wr energy ratios and probability of finding an empty queue.
Express Channels

• Express channels connect non-adjacent nodes – flits traveling a long distance can use express channels for most of the way and navigate on local channels near the source/destination (like taking the freeway)

• Helps reduce the number of hops

• The router in each express node is much bigger now
Express Channels

- Routing: in a ring, there are 5 possible routes and the best is chosen; in a torus, there are 17 possible routes

- A large express interval results in fewer savings because fewer messages exercise the express channels
Results

- Uniform random traffic (synthetic)
- Write-thru savings are small
- Exp-channel network has half the flit size to maintain the same bisection-bandwidth as other models (express interval of 2)
- Baseline model power breakdown: link 44%, crossbar 33%, buffers 23%
- Express cubes also improve 0-load latency by 23% -- the others have a negligible impact on performance

<table>
<thead>
<tr>
<th>Configuration</th>
<th>8x8 Torus (Random)</th>
<th>4x4 Torus (Random)</th>
<th>TRIPS Traces</th>
</tr>
</thead>
<tbody>
<tr>
<td>net_cut</td>
<td>22.4%</td>
<td>21.6%</td>
<td>20.4%</td>
</tr>
<tr>
<td>net_seg</td>
<td>7.2%</td>
<td>6.9%</td>
<td>6.6%</td>
</tr>
<tr>
<td>net_wrt</td>
<td>4.9%</td>
<td>4.5%</td>
<td>3.8%</td>
</tr>
<tr>
<td>net_exp</td>
<td>36.3%</td>
<td>27.2%</td>
<td>30.9%</td>
</tr>
<tr>
<td>net_all</td>
<td>44.9%</td>
<td>36.3%</td>
<td>37.9%</td>
</tr>
</tbody>
</table>
Conventional Router

Slide taken from presentation at OCIN’06
The RoCo Router
VC Allocation

• XY routing is deadlock-free; need a minimum of 8 VCs to allow every possible flit traversal: 2 $d_x$, 2 $d_y$, 2 $t_{xy}$, 1 $Inj_{xy}$, 1 $Inj_{yx}$

• XY-YX routing needs 2 more VCs to enable deadlock freedom

• Adaptive routing needs 12 VCs

• Additional constraints on VCs may lower performance

<table>
<thead>
<tr>
<th>Input Port</th>
<th>Row-Module</th>
<th>Column-Module</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Port 1</td>
<td>Port 2</td>
</tr>
<tr>
<td>Adaptive</td>
<td>$d_x$ $t_{yx}$ $Inj_{xy}$</td>
<td>$d_x$ $d_x$ $t_{yx}$</td>
</tr>
<tr>
<td>XY-YX</td>
<td>$d_x$ $t_{yx}$ $Inj_{xy}$</td>
<td>$d_x$ $d_x$ $t_{yx}$</td>
</tr>
<tr>
<td>XY</td>
<td>$d_x$ $d_x$ $Inj_{xy}$</td>
<td>$d_x$ $d_x$ $Inj_{xy}$</td>
</tr>
</tbody>
</table>

Table 1. VC Buffer Configuration for the Three Routing Algorithms
RoCo Router

Key features:

• Early ejection mechanism for flits destined for the PE (saves 2 cycles since they don’t have to go through SA and xbar stages)
• Flits are steered to the appropriate crossbar thanks to routing info computed in previous stage – enables use of 2 2x2 crossbars instead of 1 5x5 crossbar
• Results show much lower contention probability for RoCo (?!)
• Need fewer and smaller arbiters: 2x2 xbar arbiter algorithm: (mirroring)
  Generic case: for each input port, one arbiter selects the winner
  for each output port, an arbiter selects the winner
  RoCo: for each input port, two arbiters select two winners
  for each 2x2 xbar, one arbiter selects the winner for one port
  and the outcome is mirrored on the 2nd port
Results

Figure 8. Uniform Random Traffic

(a) Deterministic Routing
(b) XY-YX Routing
(c) Adaptive Routing

Figure 13. Energy per Packet
Figure 14. Performance-Energy-Fault (PEF) Product
Title

• Bullet