Maximizing CMP Throughput with Mediocre Cores

Q1. This paper attempts to compute the performance-optimal core/cache 
configuration. What are your thoughts on the ED2-optimal configuration?

Q2. What is the cost of implementing cache coherence, as a function of the
number of cores and cache size?