A Case for Thermal-Aware Floorplanning at the Microarchitectural Level

Q1. On-chip peak temperature can be reduced by placing hot units further
    apart. The resulting wire delay can impact performance. Identify the
    key examples of such floorplan-related inter-unit wire delays and
    explain why they impact performance.