Delaying Physical Register Allocation Through Virtual-Physical Registers

Q1. Why is register file design important in future microprocessors? What
    are its effects on IPC and clock speed?

Q2. In a conventional register allocation mechanism, what are two sources
    of inefficiencies?