Runahead Execution: An Alternative to Very Large Instruction Windows for
Out-of-order Processors

Q1. Why does a long latency instruction limit an out-of-order processor's
    ability to extract ILP while it is waiting for the instruction to complete?

Q2. As a processor designer, would you invest in a hardware stride prefetcher
    or a runahead execution implementation, and why?