• Topics: first half recap

 Processor-A at 3 GHz consumes 80 W of dynamic power and 20 W of static power. It completes a program in 20 seconds.

What is the energy consumption if I scale frequency down by 20%?

What is the energy consumption if I scale frequency and voltage down by 20%?

 Processor-A at 3 GHz consumes 80 W of dynamic power and 20 W of static power. It completes a program in 20 seconds.

What is the energy consumption if I scale frequency down by 20%?

New dynamic power = 64W; New static power = 20W New execution time = 25 secs (assuming CPU-bound) Energy = 84 W x 25 secs = 2100 Joules

What is the energy consumption if I scale frequency and voltage down by 20%?

New dynamic power = 41W; New static power = 16W;

New exec time = 25 secs; Energy = 1425 Joules

 Consider 3 programs from a benchmark set. Assume that system-A is the reference machine. How does the performance of system-B compare against that of system-C (for all 3 metrics)?

	P1	P2	P3
Sys-A	5	10	20
Sys-B	6	8	18
Sys-C	7	9	14

- Sum of execution times (AM)
- Sum of weighted execution times (AM)
- Geometric mean of execution times (GM)

 Consider 3 programs from a benchmark set. Assume that system-A is the reference machine. How does the performance of system-B compare against that of system-C (for all 3 metrics)?

	P1	P2	P3	S.E.T	S.W.E.T	GM
Sys-A	5	10	20	35	3	10
Sys-B	6	8	18	32	2.9	9.5
Sys-C	7	9	14	30	3	9.6

- Relative to C, B provides a speedup of 1.03 (S.W.E.T) or 1.01 (GM) or 0.94 (S.E.T)
- Relative to C, B reduces execution time by 3.3% (S.W.E.T) or 1% (GM) or -6.7% (S.E.T)

 My new laptop has a clock speed that is 30% higher than the old laptop. I'm running the same binaries on both machines. Their IPCs are listed below. I run the binaries such that each binary gets an equal share of CPU time. What speedup is my new laptop providing?

	P1	P2	P3
Old-IPC	1.2	1.6	2.0
New-IPC	1.6	1.6	1.6

 My new laptop has a clock speed that is 30% higher than the old laptop. I'm running the same binaries on both machines. Their IPCs are listed below. I run the binaries such that each binary gets an equal share of CPU time. What speedup is my new laptop providing?

	P1	P2	P3	AM	GM
Old-IPC	1.2	1.6	2.0	1.6	1.57
New-IPC	1.6	1.6	1.6	1.6	1.6

AM of IPCs is the right measure. Could have also used GM. Speedup with AM would be 1.3.

- An unpipelined processor takes 5 ns to work on one instruction. It then takes 0.2 ns to latch its results into latches. I was able to convert the circuits into 5 sequential pipeline stages. The stages have the following lengths: 1ns; 0.6ns; 1.2ns; 1.4ns; 0.8ns. Answer the following, assuming that there are no stalls in the pipeline.
- What is the cycle time in the new processor?
- What is the clock speed?
- What is the IPC?
- How long does it take to finish one instr?
- What is the speedup from pipelining?
- What is the max speedup from pipelining?

- An unpipelined processor takes 5 ns to work on one instruction. It then takes 0.2 ns to latch its results into latches. I was able to convert the circuits into 5 sequential pipeline stages. The stages have the following lengths: 1ns; 0.6ns; 1.2ns; 1.4ns; 0.8ns. Answer the following, assuming that there are no stalls in the pipeline.
- What is the cycle time in the new processor? 1.6ns
- What is the clock speed? 625 MHz
- What is the IPC? 1
- How long does it take to finish one instr? 8ns
- What is the speedup from pipelining? 625/192 = 3.26
- What is the max speedup from pipelining? 5.2/0.2 = 26



• Consider this 8-stage pipeline (RR and RW take a full cycle)



- For the following pairs of instructions, how many stalls will the 2<sup>nd</sup> instruction experience (with and without bypassing)?
  - ADD R3 ← R1+R2
     ADD R5 ← R3+R4
  - LD R2 ← [R1]
     ADD R4 ← R2+R3
  - LD R2 ← [R1]
    - SD R3  $\rightarrow$  [R2]
  - LD R2 ← [R1]
     SD R2 → [R3]



• Consider this 8-stage pipeline (RR and RW take a full cycle)



- For the following pairs of instructions, how many stalls will the 2<sup>nd</sup> instruction experience (with and without bypassing)?
  - ADD R3 ← R1+R2
     ADD R5 ← R3+R4
  - LD R2 ← [R1]
     ADD R4 ← R2+R3
  - LD R2 ← [R1]
    - SD R3  $\rightarrow$  [R2]
  - LD R2 ← [R1]
     SD R2 → [R3]



• Consider this 8-stage pipeline (RR and RW take a full cycle)

IF DE RR AL AL DM DM RW

- For the following pairs of instructions, how many stalls will the 2<sup>nd</sup> instruction experience (with and without bypassing)?
  - ADD R3 ← R1+R2
     ADD R5 ← R3+R4
  - LD R2 ← [R1]
     ADD R4 ← R2+R3
  - LD R2  $\leftarrow$  [R1] SD R3  $\rightarrow$  [R2]
  - LD R2  $\leftarrow$  [R1] SD R2  $\rightarrow$  [R3]

without: 5 with: 1
without: 5 with: 3
without: 5 with: 3
without: 5 with: 1

Consider the following in-order pipeline:

BP	IC	DEC	RR	IntAdd	WB			
				EffAdd	DC	DC	DC	WB
				FPA1	FPA2	FPA3	WB	

The initial part of the pipeline involves branch prediction (BP), instruction cache fetch (IC), decode (DEC), and register read (RR). The decode stage will force an instruction to remain in the DEC stage until it is safe to proceed. After the RR stage, Integer-adds go through ``IntAdd" and ``WB" (register writeback). Loads and stores go through ``Effadd" (where the load/store address is calculated), then three data-cache stages, and finally the ``WB" stage. Floating-point adds go through three ``FPA" stages and then the ``WB" stage. What are the stall cycles introduced between the following pairs of successive instructions with and without full bypassing? Assume that a register read and a register write take up an entire cycle each. For each case, show the stages for each instruction with clearly marked points of production/consumption.

- 1. Load, providing data for a store
- 2. Load, providing input for an FP-add
- 3. Int-add, providing address for a load

Consider the following in-order pipeline:

BP	IC	DEC	RR	IntAdd	WB			
				EffAdd	DC	DC	DC	WB
				FPA1	FPA2	FPA3	WB	

The initial part of the pipeline involves branch prediction (BP), instruction cache fetch (IC), decode (DEC), and register read (RR). The decode stage will force an instruction to remain in the DEC stage until it is safe to proceed. After the RR stage, Integer-adds go through ``IntAdd" and ``WB" (register writeback). Loads and stores go through ``Effadd" (where the load/store address is calculated), then three data-cache stages, and finally the ``WB" stage. Floating-point adds go through three ``FPA" stages and then the ``WB" stage. What are the stall cycles introduced between the following pairs of successive instructions with and without full bypassing? Assume that a register read and a register write take up an entire cycle each. For each case, show the stages for each instruction with clearly marked points of production/consumption.

- 1. Load, providing data for a store
- 2. Load, providing input for an FP-add
- 3. Int-add, providing address for a load

- Consider a branch that is taken 80% of the time. On average, how many stalls are introduced for this branch for each approach below:
  - Stall fetch until branch outcome is known
  - Assume not-taken and squash if the branch is taken
  - Assume a branch delay slot
    - You can't find anything to put in the delay slot
    - An instr before the branch is put in the delay slot
    - An instr from the taken side is put in the delay slot
    - An instr from the not-taken side is put in the slot

- Consider a branch that is taken 80% of the time. On average, how many stalls are introduced for this branch for each approach below:
  - Stall fetch until branch outcome is known 1
  - Assume not-taken and squash if the branch is taken 0.8
  - Assume a branch delay slot
    - You can't find anything to put in the delay slot 1
    - An instr before the branch is put in the delay slot 0
    - $\circ$  An instr from the taken side is put in the slot 0.2
    - An instr from the not-taken side is put in the slot 0.8

## Problem 2b

 Assume an unpipelined processor where it takes 10ns to go through the circuits and 0.2ns for the latch overhead. What is the throughput for 10-stage and 20-stage pipelines? Assume that the P.O.P and P.O.C in the unpipelined processor are separated by 3ns. Assume that half the instructions do not introduce a data hazard and half the instructions depend on their preceding instruction.

Problem	1	LD -> any : : FPMUL -> any FPMUL -> ST :	1 stall : 5 stalls : 4 stalls
for (i=1000; i>0; x[i] = y[i] * s;	; i) Source	code	: 1 stall
Loop: L.D MUL.E S.D DADD DADD BNE NOP	F0, 0(R1) 5 F4, F0, F2 F4, 0(R2) UI R1, R1,# -8 UI R2, R2,#-8 R1, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code

• How many cycles do the default and optimized schedules take?

Problem 1		LD -> any : 1 FPMUL -> any FPMUL -> ST :	L stall 5 stalls 4 stalls
for (i=1000; i>0; i) x[i] = y[i] * s;	Source co	ode	: 1 stall
Loop: L.D FO MUL.D F S.D F4 DADDUI R DADDUI R BNE R NOP	, 0(R1) 4, F0, F2 -, 0(R2) 1, R1,# -8 2, R2,#-8 1, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code

Unoptimized: LD 1s MUL 4s SD DA DA BNE 1s -- 12 cycles Optimized: LD DA MUL DA 2s BNE SD -- 8 cycles

Degree 2: LD LD MUL MUL DA DA 1s SD BNE SD Degree 3: LD LD LD MUL MUL MUL DA DA SD SD BNE SD – 12 cyc/3 iterations

```
Source Code:
for (i=1000; i>0; i--) {
w[i] = x[i] * w[i];
}
```

Assembly Code:

- (a) Load feeding any instruction: 1 stall cycle
- (b) FP MUL feeding store: 4 stall cycles
- (c) Int add feeding a branch: 1 stall cycle
- (d) Int add feeding any other instruction: 0 stall cycles
- (e) A conditional branch has 1 delay slot (an instruction is

```
Loop:
L.D F1, 0(R1) // Get w[i]
L.D F2, 0(R2) // Get x[i]
MUL.D F1, F2, F1 // Multiply two numbers
S.D F1, 0(R1) // Store the result into w[i]
DADDUI R1, R1, #-8 // Decrement R1
DADDUI R2, R2, #-8 // Decrement R2
BNE R1, R3, Loop // Check if we've reached the end of the loop
NOP
```

```
Source Code:
for (i=1000; i>0; i--) {
w[i] = x[i] * w[i];
}
```

Assembly Code:

- (a) Load feeding any instruction: 1 stall cycle
- (b) FP MUL feeding store: 4 stall cycles
- (c) Int add feeding a branch: 1 stall cycle
- (d) Int add feeding any other instruction: 0 stall cycles
- (e) A conditional branch has 1 delay slot (an instruction is

```
Loop:
L.D F1, 0(R1) // Get w[i]
L.D F2, 0(R2) // Get x[i]
MUL.D F1, F2, F1 // Multiply two numbers
S.D F1, 0(R1) // Store the result into w[i]
DADDUI R1, R1, #-8 // Decrement R1
DADDUI R2, R2, #-8 // Decrement R2
BNE R1, R3, Loop // Check if we've reached the end of the loop
NOP
```

Probl	em 3		LD -> any : : FPMUL -> any FPMUL -> ST :	1 stall : 5 stalls : 4 stalls
for (i=10 x[i] = y	00; i>0; i) /[i] * s;	Source co	ode	: 1 stall
Loop:	L.D FO MUL.D F4 S.D F4 DADDUI R DADDUI R BNE R1 NOP	), 0(R1) 4, F0, F2 , 0(R2) 1, R1,# -8 2, R2,#-8 L, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code

• How many unrolls does it take to avoid stalls in the superscalar pipeline?

Prob	olem 3		L FPN FPN	D -> any : 1 stall MUL -> any: 5 stalls MUL -> ST : 4 stalls
for (i=1 x[i] =	.000; i>0; i) : y[i] * s;	) Sourc	e code	tALU -> BR : 1 stall
Loop:	L.D FO MUL.D F4 S.D F4 DADDUI R3 DADDUI R3 BNE R1 NOP	), O(R1) 4, FO, F2 , O(R2) 1, R1,# -8 2, R2,#-8 ., R3, Loop	; F0 = array element ; multiply scalar ; store result ; decrement address point ; decrement address point ; branch if R1 != R3	ter Assembly code ter

- How many unrolls does it take to avoid stalls in the superscalar pipeline?
  - LD
  - LD

LD

LD

- LD MUL
- LD MUL
- LD MUL

MUL

MUL

7 unrolls. Could also make do with 5 if we moved up the DADDUIs.

SD MUL

- What is the storage requirement for a tournament predictor that uses the following structures:
  - a "selector" that has 4K entries and 2-bit counters
  - a "global" predictor that XORs 14 bits of branch PC with 14 bits of global history and uses 3-bit counters
  - a "local" predictor that uses an 8-bit index into L1, and produces a 12-bit index into L2 by XOR-ing branch PC and local history. The L2 uses 2-bit counters.

- What is the storage requirement for a tournament predictor that uses the following structures:
  - a "selector" that has 4K entries and 2-bit counters
  - a "global" predictor that XORs 14 bits of branch PC with 14 bits of global history and uses 3-bit counters
  - a "local" predictor that uses an 8-bit index into L1, and produces a 12-bit index into L2 by XOR-ing branch PC and local history. The L2 uses 2-bit counters.

 For the code snippet below, estimate the steady-state bpred accuracies for the default PC+4 prediction, the 1-bit bimodal, 2-bit bimodal, global, and local predictors. Assume that the global/local preds use 5-bit histories. do {

```
for (i=0; i<4; i++) {
    increment something
    }
    for (j=0; j<8; j++) {
        increment something
     }
     k++;
} while (k < some large number)</pre>
```

 For the code snippet below, estimate the steady-state bpred accuracies for the default PC+4 prediction, the 1-bit bimodal, 2-bit bimodal, global, and local predictors. Assume that the global/local preds use 5-bit histories. do {

```
for (i=0; i<4; i++) {
    increment something
    }
    for (j=0; j<8; j++) {
        increment something
     }
     k++;
} while (k < some large number)</pre>
```

```
PC+4: 2/13 = 15\%

1b Bim: (2+6+1)/(4+8+1)

= 9/13 = 69\%

2b Bim: (3+7+1)/13

= 11/13 = 85\%

Global: (4+7+1)/13

= 12/13 = 92\%

Local: (4+7+1)/13

= 12/13 = 92\%
```