Lecture: Memory Basics and Innovations

- Topics: memory organization basics, schedulers, refresh,
• DIMM: a PCB with DRAM chips on the back and front
• Rank: a collection of DRAM chips that work together to respond to a request and keep the data bus full
• A 64-bit data bus will need 8 x8 DRAM chips or 4 x16 DRAM chips or..
• Bank: a subset of a rank that is busy during one request
• Row buffer: the last row (say, 8 KB) read from a bank, acts like a cache
DRAM Array Access

16Mb DRAM array = 4096 x 4096 array of bits

12 row address bits arrive first

12 column address bits arrive next

4096 bits are read out

Column decoder

Some bits returned to CPU

Row Buffer

Row Access Strobe (RAS)

Column Access Strobe (CAS)
Organizing a Rank

- DIMM, rank, bank, array → form a hierarchy in the storage organization

- Because of electrical constraints, only a few DIMMs can be attached to a bus

- One DIMM can have 1-4 ranks

- For energy efficiency, use wide-output DRAM chips – better to activate only 4 x16 chips per request than 16 x4 chips

- For high capacity, use narrow-output DRAM chips – since the ranks on a channel are limited, capacity per rank is boosted by having 16 x4 2Gb chips than 4 x16 2Gb chips
Organizing Banks and Arrays

- A rank is split into many banks (4-16) to boost parallelism within a rank

- Ranks and banks offer memory-level parallelism

- A bank is made up of multiple arrays (subarrays, tiles, mats)

- To maximize density, arrays within a bank are made large → rows are wide → row buffers are wide (8KB read for a 64B request, called overfetch)

- Each array provides a single bit to the output pin in a cycle (for high density)
Problem 1

• What is the maximum memory capacity supported by the following server: 2 processor sockets, each socket has 4 memory channels, each channel supports 2 dual-ranked DIMMs, and x4 4Gb DRAM chips?

What is the memory bandwidth available to the server if each memory channel runs at 800 MHz?
Problem 1

• What is the maximum memory capacity supported by the following server: 2 processor sockets, each socket has 4 memory channels, each channel supports 2 dual-ranked DIMMs, and x4 4Gb DRAM chips?

  2 sockets x 4 channels x 2 DIMMs x 2 ranks x 16 chips x 4Gb capacity = 256 GB

What is the memory bandwidth available to the server if each memory channel runs at 800 MHz?

  2 sockets x 4 channels x 800M (cycles per second) x 2 (DDR, hence 2 transfers per cycle) x 64 (bits per transfer) = 102.4 GB/s
Problem 2

- A basic memory mat has 512 rows and 512 columns. What is the memory chip capacity if there are 512 mats in a bank, and 8 banks in a chip?
Problem 2

- A basic memory mat has 512 rows and 512 columns. What is the memory chip capacity if there are 512 mats in a bank, and 8 banks in a chip?

Memory chip capacity = 512 rows x 512 cols x 512 mats x 8 banks = 1 Gb
Row Buffers

• Each bank has a single row buffer

• Row buffers act as a cache within DRAM
  ➢ Row buffer hit: ~20 ns access time (must only move data from row buffer to pins)
  ➢ Empty row buffer access: ~40 ns (must first read arrays, then move data from row buffer to pins)
  ➢ Row buffer conflict: ~60 ns (must first precharge the bitlines, then read new row, then move data to pins)

• In addition, must wait in the queue (tens of nano-seconds) and incur address/cmd/data transfer delays (~10 ns)
Open/Closed Page Policies

• If an access stream has locality, a row buffer is kept open
  ▪ Row buffer hits are cheap (open-page policy)
  ▪ Row buffer miss is a bank conflict and expensive because precharge is on the critical path

• If an access stream has little locality, bitlines are precharged immediately after access (close-page policy)
  ▪ Nearly every access is a row buffer miss
  ▪ The precharge is usually not on the critical path

• Modern memory controller policies lie somewhere between these two extremes (usually proprietary)
Problem 3

For the following access stream, estimate the finish times for each access with the following scheduling policies:

<table>
<thead>
<tr>
<th>Req</th>
<th>Time of arrival</th>
<th>Open</th>
<th>Closed</th>
<th>Oracular</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>10 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X+1</td>
<td>100 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X+2</td>
<td>200 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y+1</td>
<td>250 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X+3</td>
<td>300 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note that X, X+1, X+2, X+3 map to the same row and Y, Y+1 map to a different row in the same bank. Ignore bus and queuing latencies. The bank is precharged at the start.
Problem 3

• For the following access stream, estimate the finish times for each access with the following scheduling policies:

<table>
<thead>
<tr>
<th>Req</th>
<th>Time of arrival</th>
<th>Open</th>
<th>Closed</th>
<th>Oracular</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0 ns</td>
<td>40</td>
<td>40</td>
<td>40</td>
</tr>
<tr>
<td>Y</td>
<td>10 ns</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>X+1</td>
<td>100 ns</td>
<td>160</td>
<td>160</td>
<td>160</td>
</tr>
<tr>
<td>X+2</td>
<td>200 ns</td>
<td>220</td>
<td>240</td>
<td>220</td>
</tr>
<tr>
<td>Y+1</td>
<td>250 ns</td>
<td>310</td>
<td>300</td>
<td>290</td>
</tr>
<tr>
<td>X+3</td>
<td>300 ns</td>
<td>370</td>
<td>360</td>
<td>350</td>
</tr>
</tbody>
</table>

Note that X, X+1, X+2, X+3 map to the same row and Y, Y+1 map to a different row in the same bank. Ignore bus and queuing latencies. The bank is precharged at the start.
Problem 4

• For the following access stream, estimate the finish times for each access with the following scheduling policies:

<table>
<thead>
<tr>
<th>Req</th>
<th>Time of arrival</th>
<th>Open</th>
<th>Closed</th>
<th>Oracular</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>10 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X+1</td>
<td>15 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>100 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y+1</td>
<td>180 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X+2</td>
<td>190 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y+2</td>
<td>205 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note that X, X+1, X+2, X+3 map to the same row and Y, Y+1 map to a different row in the same bank. Ignore bus and queuing latencies. The bank is precharged at the start.
Problem 4

- For the following access stream, estimate the finish times for each access with the following scheduling policies:

<table>
<thead>
<tr>
<th>Req</th>
<th>Time of arrival</th>
<th>Open</th>
<th>Closed</th>
<th>Oracular</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>10 ns</td>
<td>50</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>X+1</td>
<td>15 ns</td>
<td>70</td>
<td>70</td>
<td>70</td>
</tr>
<tr>
<td>Y</td>
<td>100 ns</td>
<td>160</td>
<td>140</td>
<td>140</td>
</tr>
<tr>
<td>Y+1</td>
<td>180 ns</td>
<td>200</td>
<td>220</td>
<td>200</td>
</tr>
<tr>
<td>X+2</td>
<td>190 ns</td>
<td>260</td>
<td>300</td>
<td>285</td>
</tr>
<tr>
<td>Y+2</td>
<td>205 ns</td>
<td>320</td>
<td>240</td>
<td>225</td>
</tr>
</tbody>
</table>

Note that X, X+1, X+2, X+3 map to the same row and Y, Y+1 map to a different row in the same bank. Ignore bus and queuing latencies. The bank is precharged at the start.
Address Mapping Policies

- Consecutive cache lines can be placed in the same row to boost row buffer hit rates
- Consecutive cache lines can be placed in different ranks to boost parallelism
- Example address mapping policies:
  row:rank:bank:channel:column:blkoffset
  row:column:rank:bank:channel:blkoffset
Reads andWrites

• A single bus is used for reads and writes

• The bus direction must be reversed when switching between reads and writes; this takes time and leads to bus idling

• Hence, writes are performed in bursts; a write buffer stores pending writes until a high water mark is reached

• Writes are drained until a low water mark is reached
Scheduling Policies

- FCFS: Issue the first read or write in the queue that is ready for issue
- First Ready - FCFS: First issue row buffer hits if you can
- Close page -- early precharge
- Stall Time Fair: First issue row buffer hits, unless other threads are being neglected
Refresh

• Every DRAM cell must be refreshed within a 64 ms window

• A row read/write automatically refreshes the row

• Every refresh command performs refresh on a number of rows, the memory system is unavailable during that time

• A refresh command is issued by the memory controller once every 7.8us on average
Problem 5

• Consider a single 4 GB memory rank that has 8 banks. Each row in a bank has a capacity of 8KB. On average, it takes 40ns to refresh one row. Assume that all 8 banks can be refreshed in parallel. For what fraction of time will this rank be unavailable? How many rows are refreshed with every refresh command?
Consider a single 4 GB memory rank that has 8 banks. Each row in a bank has a capacity of 8KB. On average, it takes 40ns to refresh one row. Assume that all 8 banks can be refreshed in parallel. For what fraction of time will this rank be unavailable? How many rows are refreshed with every refresh command?

The memory has $\frac{4GB}{8KB} = 512K$ rows.
There are 8K refresh operations in one 64ms interval.
Each refresh operation must handle $\frac{512K}{8K} = 64$ rows.
Each bank must handle 8 rows.
One refresh operation is issued every 7.8us and the memory is unavailable for 320ns, i.e., for 4% of time.
Error Correction

• For every 64-bit word, can add an 8-bit code that can detect two errors and correct one error; referred to as SECDED – single error correct double error detect

• A rank is now made up of 9 x8 chips, instead of 8 x8 chips

• Stronger forms of error protection exist: a system is chipkill correct if it can handle an entire DRAM chip failure
Title

• Bullet