Refereed Publications:

  • NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads Seth H. Pugsley, Jeffrey Jestes, Huihui Zhang, Alper Buyuktosunoglu, Vijayalakshmi Srinivasan, Feifei Li, Rajeev Balasubramonian, Al Davis 2014 International Symposium on Performance Analysis of Systems and Software (ISPASS), Monterey, March 2014.
  • Sandbox Prefetching: Safe, Run-Time Evaluation of Aggressive Prefetchers, Seth H. Pugsley, Chris Wilkerson, Zeshan Chishti, Troy Chuang, Robert Scott, Aamer Jaleel, Shih-Lien Lu, Kingsum Chow, Rajeev Balasubramonian, 20th IEEE International Symposium on High-Performance Computer Architecture (HPCA-20), Orlando, February 2014.
  • SWEL: Hardware Cache Coherence Protocols to Map Shared Data onto Shared Caches, Seth H. Pugsley, Josef Spjut, David Nellans, Rajeev Balasubramonian, 19th International Conference on Parallel Architectures and Compilation Techniques (PACT-19) , Vienna, September 2010.
  • Optimizing a Multi-Core Processor for Message-Passing Workloads, Niladrish Chatterjee, Seth H. Pugsley, Josef Spjut, Rajeev Balasubramonian, 5th Workshop on Unique Chips and Systems (UCAS-5), held in conjunction with ISPASS, Boston, April 2009.
  • Scalable and Reliable Communication for Hardware Transactional Memory, Seth H. Pugsley, Manu Awasthi, Niti Madan, Naveen Muralimanohar, Rajeev Balasubramonian, 17th International Conference on Parallel Architectures and Compilation Techniques (PACT-17) , Toronto, October 2008.

    Non-Refereed Technical Reports:

  • USIMM: the Utah Simulated Memory Module, Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth H. Pugsley, Aniruddha N. Udipi, Ali Shafiee, Kshitij Sudan, Manu Awashti, Zeshan Chishti, Technical Report UUCS-12-002, February 2012.
  • Scalable, Reliable, Power-Efficient Communication for Hardware Transactional Memory, Seth H. Pugsley, Manu Awashti, Niti Madan, Naveen Muralimanohar, Rajeev Balasubramonian, Technical Report UUCS-08-001, January 2008.
  • Commit Algorithms for Scalable Hardware Transactional Memory, Seth H. Pugsley, Rajeev Balasubramonian, Technical Report UUCS-07-016, August 2007.

    © 2012 Seth Pugsley
    Template design by Andreas Viklund