Power and Temperature Aware Micro-architectures:

Future high performance processors will have multiple computational units and interconnection networks that transmits data across these units. The power incurred on these networks will be a great source of bottleneck in the future depending on traffic patterns. Our study investigates the design of such networks and the power and temperature implications of such designs.