Education
Career
Research Interests
Publications
Patents
Favorite Web Sites
Personal Data
Education
Ph.D., Dept. of Computer Science, Yonsei Univ., Feb. 2000
M.S., Dept. of Computer Science, Yonsei Univ., Feb. 1995
B.S., Dept. of Computer Science, Yonsei Univ., Feb. 1993
Career
Post-Doc. Research Associate: School of Computing, Univ. of Utah, June 2000 - present
Mar. 1995 - Aug. 1997: Instructor, Dept. Computer Science, Yonsei Univ.
Research Interests
Low-Power Issues in Memory Hierarchy Design
Memory System Architecture with Processor-Memory Integration
Application Specific Embedded Memory (ASEM)
Memory Management Unit / Cache Controller Design for Embedded CPU
Memory Hierarchy in
Future High Performance System
Instruction/Data Prefetching
Publications
Patents
Favorite
Web Sites
WWW Computer Architecture Home Page
Penn. State Univ. Microsystem Design Group.
Advanced Computer Architecture Laboratoty at Univ. of Rochester (Prof. David Albonesi)
PARARET: Princeton Arcitecture for Real Power Techniques,'' (Prof. Margaret Martonosi)
Galileo Home Page
IRAM Home Page
BRASS Home Page
PPRAM Home Page
Stream Memory Controller (SMC) Home Page
Wisconsin Multiscalar Project
Stanford Hydra Single-Chip Multiprocessor Project
Stanford SimOS Project
IMPACT (Illinois Microarchitecture Project
utilizing Advanced Compiler Technology)
Washington SMT (Simultaneous Multithreading) Project
|
My Home |
73 Elizabeth St. #3, Saly Lake City, Utah, 84102
Tel: 1-801-359-9383
|
|---|---|
| Work Address |
50 S. Central Campus Drive #3190,
Salt Lake City, Utah, 84112. Tel: 1-801-581-5618 Fax: 1-801-581-5843 |

