INTRODUCTION AND LOGISTICS

Mahdi Nazm Bojnordi
Assistant Professor
School of Computing
University of Utah
Instructor

- Mahdi Nazm Bojnordi
  - Assistant Professor of School of Computing
  - PhD degree in Electrical Engineering
  - Personal webpage: [http://www.cs.utah.edu/~bojnordi/](http://www.cs.utah.edu/~bojnordi/)
- Research in Computer Architecture
  - Novel Memory Technologies
  - Energy-Efficient Hardware Accelerators
  - Research Lab. (MEB 3383)
    - Opening positions are available!
- Office Hours (MEB 3418)
  - Please email me for an appointment
Teaching Assistants

- Payal Guha Nandy
  - Email: payalg@cs.utah.edu
  - Office Hours: Thu. 12:00-2:00 PM
  - MEB 3383 (to be confirmed!)

- Yomi Karthik Rupesh
  - Email: yomikarthik@gmail.com
  - Office Hours: Tue. 11:30-1:30 PM
  - MEB 3383 (to be confirmed!)
Resources and Requirements


- Pre-requisite: CS/ECE 3810 or equivalent
Course Expectation

- We use Canvas for homework submissions, grades, and homework announcements.

- Grading

<table>
<thead>
<tr>
<th></th>
<th>Fraction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assignments</td>
<td>40%</td>
<td>homework assignments</td>
</tr>
<tr>
<td>Midterm Exam</td>
<td>30%</td>
<td>In-class, Monday, March 5th</td>
</tr>
<tr>
<td>Final Exam</td>
<td>30%</td>
<td>Thursday, April 26th</td>
</tr>
<tr>
<td>Class Participation</td>
<td>--%</td>
<td>Questions and answers in class</td>
</tr>
</tbody>
</table>
Homework Assignments

- Homework assignments will be released on Canvas; all submissions must be made through Canvas.
- Only those submissions made before midnight will be accepted.
- Any late submission will be considered as no submission.

<table>
<thead>
<tr>
<th>Homework</th>
<th>Release Date</th>
<th>Submission Deadline</th>
</tr>
</thead>
<tbody>
<tr>
<td>Homework 1</td>
<td>January 17th</td>
<td>January 30th</td>
</tr>
<tr>
<td>Homework 2</td>
<td>January 31st</td>
<td>February 13th</td>
</tr>
<tr>
<td>Homework 3</td>
<td>February 14th</td>
<td>February 25th</td>
</tr>
<tr>
<td>Homework 4</td>
<td>March 14th</td>
<td>March 27th</td>
</tr>
<tr>
<td>Homework 5</td>
<td>March 28th</td>
<td>April 10th</td>
</tr>
<tr>
<td>Homework 6</td>
<td>April 11th</td>
<td>April 18th</td>
</tr>
</tbody>
</table>
Academic Integrity

- Do NOT cheat!!
- Please read the Policy Statement on Academic Misconduct, carefully.
- We have no tolerance for cheating
- Also, read to the College of Engineering Guidelines for disabilities, add, drop, appeals, etc.

Important Policies

Please refer to the College of Engineering Guidelines for disabilities, add, drop, appeals, etc. Notice that we have zero tolerance for cheating; as a result, please read the Policy Statement on Academic Misconduct, carefully. Also, you should be aware of the SoC Policies and Guidelines.

Class rosters are provided to the instructor with the student's legal name as well as "Preferred first name" (if previously entered by you in the Student Profile section of your CIS account). While CIS refers to this as merely a preference, I will honor you by referring to you with the name and pronoun that feels best for you in class, on papers, exams, group projects, etc. Please advise me of any name or pronoun changes (and please update CIS) so I can help create a learning environment in which you, your name, and your pronoun will be respected.
Why CS/ECE 6810?

- Need another qualifier/graduation requirement?
- You plan to become a Computer Architect?
- Understand what is inside a modern processor?
- Want to use the knowledge from this course in your own field of study?
- Understand the technology trends and recent developments for future computing?
- …
Why CS/ECE 6810?

- Better understanding of today’s computing problems
  - Security flaw: Spectre and Meltdown

- How to fix?
  - Warning: Microsoft's Meltdown and Spectre patch is bricking some AMD PCs
Estimated Class Schedule

- Processor Core
  - Introduction and Performance Metrics
  - Instruction Set Architecture and Pipelining
  - Instruction-Level Parallelism
  - Compiler Optimization
  - Dynamic Instruction Scheduling

- Memory System
  - Cache Architecture
  - Virtual Memory
  - Main Memory and DRAM
  - Data Parallel Processors
What is Computer Architecture?

- Computer systems are everywhere ...
What is Computer Architecture?

- What is inside modern processors …

VLSI Circuits
Hardware Implementation

Software Applications
OS and Compiler
Computer architecture is the glue between software and VLSI implementation.

**ISA, µarchitecture, system Architecture**

**VLSI Circuits**
**Hardware Implementation**

**Software Applications**
**OS and Compiler**
Growth in Processor Performance

Source: Hennesy & Patterson Textbook
Growth in Processor Performance

- Main sources of the performance improvement
  - Enhanced underlying technology (semiconductor)
    - Faster and smaller transistors (Moore’s Law)
  - Improvements in computer architecture
    - How to better utilize the additional resources to gain more power savings, functionalities, and processing speed.
Moore’s Law

- Moore’s Law (1965)
  - Transistor count doubles every year

- Moore’s Law (1975)
  - Transistor count doubles every two years

Source: G.E. Moore, "Cramming more components onto integrated circuits," 1965
What are New Challenges?

- Resources (transistors) on a processor chip?
  - Not really, billions of transistors on a single chip.

- Can we use all of the transistors?
  - Due to energy-efficiency limitations, only a fraction of the transistor can be turned on at the same time!

- Who is affected?
  - Server computers by the peak power
  - Mobile and wearables due to energy-efficiency