# SHARED MEMORY SYSTEMS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

THE

OF UTAH

CS/ECE 6810: Computer Architecture UNIVERSITY



#### Announcement

■ Final exam: in-class, 10:30AM-12:30PM, Dec. 13<sup>th</sup>

#### This lecture

- Shared memory systems
- Cache coherence with write back policy
- Memory consistency

## **Recall:** Cache Coherence Problem

- Multiple copies of each cache block
  - In main memory and caches
- Multiple copies can get inconsistent when writes happen
  - Solution: propagate writes from one core to others



## **Cache Coherence**

- The key operation is update/invalidate sent to all or a subset of the cores
  - Software based management
    - Flush: write all of the dirty blocks to memory
    - Invalidate: make all of the cache blocks invalid
  - Hardware based management
    - Update or invalidate other copies on every write
    - Send data to everyone, or only the ones who have a copy
- Invalidation based protocol is better. Why?

# **Snoopy Protocol**

- Relying on a broadcast infrastructure among caches
  - For example shared bus
- Every cache monitors (snoop) the traffic on the shared media to keep the states of the cache block up to date



## Simple Snooping Protocol

- Relies on write-through, write no-allocate cache
- Multiple readers are allowed
  - Writes invalidate replicas
- □ Employs a simple state machine for each cache unit



### Simple Snooping State Machine

 Every node updates its one-bit valid flag using a simple finite state machine (FSM)

- Processor actionsLoad, Store, Evict
- Bus trafficBusRd, BusWr



# Shared Memory Systems

- Multiple threads employ a shared memory system
  - Easy for programmers
- Complex synchronization mechanisms are required
  - Cache coherence
    - All the processors see the same data for a particular memory address as they should have if there were no caches in the system
    - e.g., snoopy protocol with write-through, write no-allocate
      - Inefficient
  - Memory consistency
    - All memory instructions appear to execute in the program order
    - e.g., sequential consistency

# Snooping with Writeback Policy

- Problem: writes are not propagated to memory until eviction
  - Cache data maybe different from main memory
- Solution: identify the owner of the most recently updated replica
  - Every data may have only one owner at any time
  - Only the owner can update the replica
  - Multiple readers can share the data
    - No one can write without gaining ownership first

#### Modified-Shared-Invalid Protocol

- Every cache block transitions among three states
  - Invalid: no replica in the cache
  - Shared: a read-only copy in the cache
    - Multiple units may have the same copy
  - Modified: a writable copy of the data in the cache
    - The replica has been updated
    - The cache has the only valid copy of the data block
- Processor actions
  - Load, store, evict
- Bus messages
  - BusRd, BusRdX, BusInv, BusWB, BusReply























# Modified, Exclusive, Shared, Invalid

- Also known as Illinois protocol
  - Employed by real processors
  - A cache may have an exclusive copy of the data
  - The exclusive copy may be copied between caches
- Pros
  - No invalidation traffic on write-hits in the E state
  - Lower overheads in sequential applications
- Cons
  - More complex protocol
  - Longer memory latency due to the protocol

#### Alternatives to Snoopy Protocols

Problem: snooping based protocols are not scalable
 Shared bus bandwidth is limited
 Every node broadcasts messages and monitors the bus

Solution: limit the traffic using directory structures
 Home directory keeps track of sharers of each block



## Memory Consistency Model

- Memory operations are reordered to improve performance
- A memory consistency model for a shared address space specifies constraints on the order in which memory operations must appear to be performed with respect to one another.

Initially A = flag = 0

P1	P2
A=1;	while (flag==0);
flag = 1;	printf ("%d", A);

What is the expected output of this application?

#### Memory Consistency

- Recall: load-store queue architecture
  - Check availability of operands
  - Compute the effective address
  - Send the request to memory if no memory hazards

Initially A = flag = 0

P1	P2
<ul> <li>(2) A=1;</li> <li>(1) flag = 1;</li> </ul>	while (flag==0); 0 printf ("%d", A); 1

#### Dekker's Algorithm Example

Critical region with mutually exclusive access
 Any time, one process is allowed to be in the region

Reordering in load-store queue may result in failure

**P2 P1** LOCK\_A: **A** = 1; LOCK\_B: **B** = 1; (2) (2) if (B != 0) { if (A != 0) { (1) (1) **A** = 0: **B** = 0; goto LOCK A; goto LOCK B; // ... // ... **A** = 0: B = 0:

Initially A = B = 0

# Sequential Consistency

- □ 1. within a program, program order is preserved
- □ 2. each instruction executes atomically
- 3. instructions from different threads can be interleaved arbitrarily

P1	<b>P2</b>	
а	А	
b	В	
С	С	
d	D	

- 1. abAcBCDdeE
- 2. aAbBcCdDeE
- 3. ABCDEabcde



#### **Bad Performance!**

#### **Relaxed Consistency Model**

- Real processors do not implement sequential consistency
   Not all instructions need to be executed in program order
   e.g., a read can bypass earlier writes
- A fence instruction can be used to enforce ordering among memory instructions
  - e.g., Dekker's algorithm with fence



#### Fence Example

