CACHE OPTIMIZATION

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

THE

OF UTAH

CS/ECE 6810: Computer Architecture UNIVERSITY



Announcement


Homework 4 will be released on Oct. 30th

This lecture


- Cache replacement policies
- Cache write policies
- Reducing miss penalty

- □ Which block to replace on a miss?
 - Only one candidate in direct-mapped cache
 - Multiple candidates in set/fully associative cache


- □ Which block to replace on a miss?
- Only one candidate in direct-mapped cache
 Multiple candidates in set/fully associative cache
 Ideal replacement (Belady's algorithm)




- Which block to replace on a miss?
- Only one candidate in direct-mapped cache
 Multiple candidates in set/fully associative cache
 Ideal replacement (Belady's algorithm)
 Replace the block accessed farthest in the future




- Which block to replace on a miss?
- Only one candidate in direct-mapped cache
 Multiple candidates in set/fully associative cache
 Ideal replacement (Belady's algorithm)
 Replace the block accessed farthest in the future
 Least recently used (LRU)




- Which block to replace on a miss?
 - Only one candidate in direct-mapped cache
 - Multiple candidates in set/fully associative cache
- Ideal replacement (Belady's algorithm)
 - Replace the block accessed farthest in the future
- Least recently used (LRU)
 - Replace the block accessed farthest in the past



- Which block to replace on a miss?
 - Only one candidate in direct-mapped cache
 - Multiple candidates in set/fully associative cache
- Ideal replacement (Belady's algorithm)
 - Replace the block accessed farthest in the future
- Least recently used (LRU)
 - Replace the block accessed farthest in the past
- Most recently used (MRU)




- Which block to replace on a miss?
 - Only one candidate in direct-mapped cache
 - Multiple candidates in set/fully associative cache
- Ideal replacement (Belady's algorithm)
 - Replace the block accessed farthest in the future
- Least recently used (LRU)
 - Replace the block accessed farthest in the past
- Most recently used (MRU)
 - Replace the block accessed nearest in the past



- Which block to replace on a miss?
 - Only one candidate in direct-mapped cache
 - Multiple candidates in set/fully associative cache
- Ideal replacement (Belady's algorithm)
 - Replace the block accessed farthest in the future
- Least recently used (LRU)
 - Replace the block accessed farthest in the past
- Most recently used (MRU)
 - Replace the block accessed nearest in the past
- Random replacement
 - hardware randomly selects a cache block to replace

Random vs. LRU

2-Random: choose two cache elements at random, and evict the least-recently-used one.



Source: https://danluu.com/2choices-eviction/

Example Problem


Blocks A, B, and C are mapped to a single set with only two block storages; find the miss rates for LRU and MRU policies.

2. A, A, B, B, C, C, A, B, C

Example Problem

- Blocks A, B, and C are mapped to a single set with only two block storages; find the miss rates for LRU and MRU policies.
- 1. A, B, C, A, B, C, A, B, C
 LRU : 100%
 MRU : 66%
- 2. A, A, B, B, C, C, A, B, C
 LRU: 66%
 MRU: 44%

Write vs. read




Write vs. read

Write vs. read



Write vs. read



Write (No-)Allocate

Write allocate

- allocate a cache line for the new data, and replace old line
- just like a read miss

Write no allocate

- do not allocate space in the cache for the data
- only really makes sense in systems with write buffers

Write (No-)Allocate

Write allocate

- allocate a cache line for the new data, and replace old line
- just like a read miss


Write no allocate

do not allocate space in the cache for the data
 any really makes some in systems with write buffs

only really makes sense in systems with write buffers

How to handle read miss after write miss?


Write vs. read



Write back


On a write access, write to cache only

- write cache block to memory only when replaced from cache
- dramatically decreases bus bandwidth usage
- keep a bit (called the *dirty* bit) per cache block




Write through

- Write to both cache and memory (or next level)
 - Improved miss penalty
 - More reliable because of maintaining two copies



Write through

- Write to both cache and memory (or next level)
 - Improved miss penalty
 - More reliable because of maintaining two copies



- Some cache misses are inevitable
 - when they do happen, want to service as quickly as possible
- Other miss penalty reduction techniques
 Multilevel caches
 - Giving read misses priority over writes
 - Sub-block placement
 - Critical word first

- Some cache misses are inevitable
 - when they do happen, want to service as quickly as possible
- Other miss penalty reduction techniques
 - Multilevel caches
 - Giving read misses priority over writes
 - Sub-block placement
 - Critical word first

- Some cache misses are inevitable
 - when they do happen, want to service as quickly as possible
- Other miss penalty reduction techniques
 - Multilevel caches
 - Giving read misses priority over writes
 - Sub-block placement
 - Critical word first


- Some cache misses are inevitable
 - when they do happen, want to service as quickly as possible
- Other miss penalty reduction techniques
 - Multilevel caches
 - Giving read misses priority over writes
 - Sub-block placement
 - Critical word first

Victim Cache

- How to reduce conflict misses
 - Larger cache capacity
 - More associativity
- Associativity is expensive
 - More hardware; longer hit time
 - More energy consumption
- Observation
 - Conflict misses do not occur in all sets
 - Can we increase associativity on the fly for sets?


Victim Cache

- Small fully associative cache
 - On eviction, move the victim block to victim cache



Victim Cache

- Small fully associative cache
 - On eviction, move the victim block to victim cache



Cache Inclusion

- How to reduce the number of accesses that miss in all cache levels?
 - Should a block be allocated in all levels?
 - Yes: inclusive cache
 - No: non-inclusive or exclusive
 - Non-inclusive: only allocated in L1
- Modern processors
 - L3: inclusive of L1 and L2
 - L2: non-inclusive of L1 (large victim cache)