# INSTRUCTION LEVEL PARALLELISM

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

UTAH

THE

CS/ECE 6810: Computer Architecture IVERSITY

# Overview

#### Announcement

Tonight: release HW2 (due 11:59PM, Sept. 18)

Note: late submission = no submission

One of your lowest assignment scores will be dropped ③

#### This lecture

- Recap multicycle
- Impacts of data dependence
- Pipeline performance
- Instruction level parallelism

Data hazards

more read-after-write hazards

load f4, 0(r2)

mul f0, f4, f6

add f2, f0, f8

store f2, 0(r2)

Data hazards

more read-after-write hazards



#### Data hazards

more read-after-write hazards



Data hazards

potential write-after-write hazards

load f4, 0(r2)

mul **f2**, f4, f6

add f2, f0, f8

store f2, O(r2)

Data hazards



#### Data hazards



#### Data hazards



#### Data hazards



□ Imprecise exception

#### instructions do not necessarily complete in program order

load f4, 0(r2)

mul f2, f4, f6

add **f3**, f0, f8

store f2, 0(r2)

#### Imprecise exception

instructions do not necessarily complete in program order



#### Imprecise exception

instructions do not necessarily complete in program order



#### Imprecise exception

state of the processor must be kept updated with respect to the program order



#### In-order register file updates

# Reorder Buffer

#### Multicycle Instructions



# Reorder Buffer

#### Multicycle Instructions



### **Data Dependence**

- Point of production
  - The pipeline stage where an instruction produces a value that can be used by its following instructions



### Data Dependence

#### Point of production

The pipeline stage where an instruction produces a value that can be used by its following instructions

### Point of consumption

The pipeline stage where an instruction consumes a produced data



## Problem

Consider a 10-stage pipeline processor, where point of production and point of consumption are separated by 4 cycles. Assume that half the instructions do not introduce a data hazard and half the instructions depend on their preceding instruction. What is the maximum attainable IPC?

## Problem

Consider a 10-stage pipeline processor, where point of production and point of consumption are separated by 4 cycles. Assume that half the instructions do not introduce a data hazard and half the instructions depend on their preceding instruction. What is the maximum attainable IPC?



## Problem

Consider a 10-stage pipeline processor, where point of production and point of consumption are separated by 4 cycles. Assume that half the instructions do not introduce a data hazard and half the instructions depend on their preceding instruction. What is the maximum attainable IPC?



- Impact of stall cycles on performance
  - Independent instructions
  - Dependent instructions



- Impact of stall cycles on performance
  - Independent instructions
  - Dependent instructions



- Impact of stall cycles on performance
  - Independent instructions
  - Dependent instructions



- Impact of stall cycles on performance
  - Independent instructions
  - Dependent instructions



- Impact of stall cycles on performance
  - Independent instructions
  - Dependent instructions



Potential overlap among instructions

A property of the program dataflow



Code 2

ADD R1, R2, R3

SUB R4, R6, R5

XOR R8, R2, R7

AND R9, R6, R0

Potential overlap among instructions

A property of the program dataflow



ILP = 1 Fully serial Code 2

ADD R1, R2, R3

SUB R4, R6, R5

XOR R8, R2, R7

AND R9, R6, R0

ILP = 4 Fully parallel

Potential overlap among instructions
 A property of the program dataflow
 Influenced by compiler

 $X \leftarrow A + B + C + D$ 

Potential overlap among instructions
 A property of the program dataflow
 Influenced by compiler

 $X \leftarrow A + B + C + D$ 

Code 1:

ADD R5, R1, R2

ADD R5, R5, R3

ADD R5, R5, R4

Potential overlap among instructions
 A property of the program dataflow
 Influenced by compiler

 X ← A + B + C + D

 Code 1:
 Code 2:

 ADD R5, R1, R2
 ADD R6, R1, R2

 ADD R5, R5, R3
 ADD R7, R3, R4

 ADD R5, R5, R4
 ADD R5, R6, R7

Potential overlap among instructions
 A property of the program dataflow
 Influenced by compiler

 $X \leftarrow A + B + C + D$ Code 1:Code 2:ADD R5, R1, R2ADD R6, R1, R2ADD R5, R5, R3ADD R7, R3, R4ADD R5, R5, R4ADD R5, R6, R7Average ILP = 3/3 = 1Average ILP = 3/2 = 1.5<br/>Seven registers

Potential overlap among instructions

A property of the program dataflowInfluenced by compiler

An upper limit for attainable IPC for a given code
 IPC represents exploited ILP

ADD R5, R1, R2 ADD R5, R5, R3 ADD R5, R5, R4

Average ILP = 3/3 = 1 Five registers ADD R6, R1, R2ADD R7, R3, R4ADD R5, R6, R7

Average ILP = 3/2 = 1.5 Seven registers

Potential overlap among instructions

A property of the program dataflowInfluenced by compiler

- An upper limit for attainable IPC for a given code
   IPC represents exploited ILP
- Can be exploited by HW-/SW-intensive techniques
   Dynamic scheduling in hardware
   Static scheduling in software (compiler)