# PIPELINING: 5-STAGE PIPELINE

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

THE

9F UTAH

UNIVERSITY CS/ECE 6810: Computer Architecture

## Overview

#### Announcement

Tonight: Homework 1 deadline (11:59PM)
 Verify your uploaded files before deadline

#### This lecture

- Impacts of pipelining on performance
- The MIPS five-stage pipeline
- Pipeline hazards
  - Structural hazards
  - Data hazards

## Single-cycle RISC Architecture

- Example: simple MIPS architecture
  - Critical path includes all of the processing steps



## Single-cycle RISC Architecture



## Single-cycle RISC Architecture



## **Reusing Idle Resources**

- □ Each processing step finishes in a fraction of a cycle
  - Idle resources can be reused for processing next instructions



□ Five stage pipeline

Critical path determines the cycle time



![](_page_7_Figure_1.jpeg)

![](_page_8_Figure_1.jpeg)

Example program
 CT=1.5ns; CPU Time = ?

![](_page_9_Figure_2.jpeg)

Example program

□ CT=1.5ns; CPU Time = 9 x 1 x 1.5ns = 13.5ns

![](_page_10_Figure_3.jpeg)

## **Pipelining Technique**

Improving throughput at the expense of latency
 Delay: D = T + nδ
 Throughput: IPS = n/(T + nδ)

Combinational Logic Critical Path Delay = 30

## **Pipelining Technique**

Improving throughput at the expense of latency

□ Delay:  $D = T + n\delta$ □ Throughput: IPS = n/(T + n\delta)

![](_page_12_Figure_3.jpeg)

## **Pipelining Technique**

Improving throughput at the expense of latency

■ Delay:  $D = T + n\delta$ ■ Throughput: IPS = n/(T + n\delta)

![](_page_13_Figure_3.jpeg)

## Pipelining Latency vs. Throughput

 Theoretical delay and throughput models for perfect pipelining

![](_page_14_Figure_2.jpeg)

## Pipelining Latency vs. Throughput

 Theoretical delay and throughput models for perfect pipelining

![](_page_15_Figure_2.jpeg)

# Five Stage MIPS Pipeline

## Simple Five Stage Pipeline

 A pipelined load-store architecture that processes up to one instruction per cycle

![](_page_17_Figure_2.jpeg)

## Instruction Fetch

- Read an instruction from memory (I-Memory)
  - Use the program counter (PC) to index into the I-Memory
  - Compute NPC by incrementing current PC
    - What about branches?
- Update pipeline registers
  - Write the instruction into the pipeline registers

## Instruction Fetch

![](_page_19_Figure_1.jpeg)

## Instruction Fetch

![](_page_20_Figure_1.jpeg)

## Instruction Decode

□ Generate control signals for the opcode bits

- Read source operands from the register file (RF)
  Use the specifiers for indexing RF
  How many read ports are required?
- Update pipeline registers
  - Send the operand and immediate values to next stage
  - Pass control signals and NPC to next stage

#### Instruction Decode

![](_page_22_Figure_1.jpeg)

## Execute Stage

Perform ALU operation

Compute the result of ALU

Operation type: control signals

First operand: contents of a register

Second operand: either a register or the immediate value

Compute branch target

Target = NPC + immediate

Update pipeline registers

Control signals, branch target, ALU results, and destination

## **Execute Stage**

![](_page_24_Figure_1.jpeg)

## Memory Access

Access data memory

Load/store address: ALU outcome

Control signals determine read or write access

Update pipeline registers
 ALU results from execute
 Loaded data from D-Memory
 Destination register

# Memory Access

![](_page_26_Figure_1.jpeg)

## Register Write Back

- Update register file
  - Control signals determine if a register write is needed
  - Only one write port is required
    - Write the ALU result to the destination register, or
    - Write the loaded data into the register file

## Five Stage Pipeline

- Ideal pipeline: IPC=1
  - Is there enough resources to keep the pipeline stages busy all the time?

![](_page_28_Figure_3.jpeg)

## Pipeline Hazards

## **Pipeline Hazards**

Structural hazards: multiple instructions compete for the same resource

Data hazards: a dependent instruction cannot proceed because it needs a value that hasn't been produced

Control hazards: the next instruction cannot be fetched because the outcome of an earlier branch is unknown

#### 1. Unified memory for instruction and data

![](_page_31_Figure_2.jpeg)

□ 1. Unified memory for instruction and data

![](_page_32_Figure_2.jpeg)

1. Unified memory for instruction and data

□ 2. Register file with shared read/write access ports

![](_page_33_Figure_3.jpeg)

□ 1. Unified memory for instruction and data

□ 2. Register file with shared read/write access ports

![](_page_34_Figure_3.jpeg)