INSTRUCTION SET ARCHITECTURE

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

THE

F UTAH

UNIVERSITY CS/ECE 6810: Computer Architecture

Overview

Announcement

Aug. 28th: Homework 1 release (due on Sept. 4th)
 Verify your uploaded files before deadline

This lecture

- Power and energy
- Instruction set architecture

Amdahl's Law

□ The law of diminishing returns

Execution time_{new} = Execution time_{old} ×
$$\left((1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right)$$

Speedup_{overall} = $\frac{\text{Execution time}_{\text{old}}}{\text{Execution time}_{\text{new}}} = \frac{1}{(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$

Our new processor is 10x faster on computation than the original processor. Assuming that the original processor is busy with computation 40% of the time and is waiting for IO 60% of the time, what is the overall speedup?

Our new processor is 10x faster on computation than the original processor. Assuming that the original processor is busy with computation 40% of the time and is waiting for IO 60% of the time, what is the overall speedup?

> f=0.4 s=10 Speedup = 1 / (0.6 + 0.4/10) = 1/0.64 = 1.5625

Power and Energy

Power and Energy

- \square Power = Voltage x Current (P = VI)
 - Instantaneous rate of energy transfer (Watt)
- \Box Energy = Power x Time (E = PT)
 - The cost of performing a task (Joule)

Power and Energy

Power = Voltage x Current (P = VI)
 Instantaneous rate of energy transfer (Watt)
 Energy = Power x Time (E = PT)
 The cost of performing a task (Joule)



CPU Power and Energy

- All consumed energy is converted to heat
 - CPU power is the rate of heat generation
 - Excessive peak power may result in burning the chip
- Static and dynamic energy components
 - Energy = (Power_{Static} + Power_{Dynamic}) x Time
 - Power_{Static} = Voltage x Current_{Static}
 - Power_{Dynamic} & Capacitance x Voltage² x (Activity x Frequency)

- Reducing capacitance (C)
- Reducing voltage (V)

Reducing frequency (f)





- Reducing capacitance (C)
 - Requires changes to physical layout and technology
- Reducing voltage (V)

Reducing frequency (f)





- Reducing capacitance (C)
 - Requires changes to physical layout and technology
- Reducing voltage (V)
 - Negative effect on frequency
 - Opportunistically power gating (wakeup time)
 - Dynamic voltage and frequency scaling
- Reducing frequency (f)



- Reducing capacitance (C)
 - Requires changes to physical layout and technology
- Reducing voltage (V)
 - Negative effect on frequency
 - Opportunistically power gating (wakeup time)
 - Dynamic voltage and frequency scaling
- Reducing frequency (f)
 - Negative effect on CPU time
 - Clock gating in unused resources





- Reducing capacitance (C)
 - Requires changes to physical layout and technology
- Reducing voltage (V)
 - Negative effect on frequency
 - Opportunistically power gating (wakeup time)
 - Dynamic voltage and frequency scaling
- Reducing frequency (f)
 - Negative effect on CPU time
 - Clock gating in unused resources
- Points to note
 - Utilization directly effects dynamic power
 - Lowering power does NOT mean lowering energy



For a processor running at 100% utilization and consuming 60W, 30% of the power is attributed to leakage. What is the total power dissipation when the processor is running at 50% utilization?

- For a processor running at 100% utilization and consuming 60W, 30% of the power is attributed to leakage. What is the total power dissipation when the processor is running at 50% utilization?
- □ @100%

■ Power = 18W + 42W = 60W

□ @50%

■ Power = 18W + 21W = 39W

A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?

A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?
 @3GHz

■ Energy = (80W + 20W) x 20s = 2000J

□ @2.4GHz

Energy = $(0.8 \times 80 \text{W} + 20 \text{W}) \times 20/0.8 = 2100 \text{J}$

- A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?
- What is the energy consumption if voltage and frequency scale down by 20%?

- A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?
- What is the energy consumption if voltage and frequency scale down by 20%?
- @ 80%V and 80%f
 Energy = (80x0.8²x0.8+20x0.8) x 20/0.8 = 1424J

Instruction Set Architecture

What is ISA?

- Instruction Set Architecture
 - Well-defined interfacing contract between hardware and software
 - Does define
 - The functional operations of units
 - How to use each functional unit
 - Does not define
 - How functional units are implemented
 - Execution time of operations
 - Energy consumption of operations

- Which one may be guaranteed by an ISA?
 - The number of instructions supported by processor
 - The number of multipliers used by processor
 - The width of operands
 - Sequence of instructions that results in an error
 - Sequence of instructions that results in lower energy consumption
 - The total number of instructions for an application program
 - The total amount of main memory (e.g., DRAM)

- □ Which one may be guaranteed by an ISA?
- **YES** The number of instructions supported by processor
- **NO D** The number of multipliers used by processor
- **YES** The width of operands
- **YES** Sequence of instructions that results in an error
- NO Sequence of instructions that results in lower energy consumption
- NO The total number of instructions for an application program
- **NO D** The total amount of main memory (e.g., DRAM)

ISA to Programmer Interface

- Internal machine states
 - Architectural registers, control registers, program counter
 - Memory and page table
- Operations
 - Integer and floating-point operations
 - Control flow and interrupts
- □ Addressing modes
 - Immediate, register-based, and memory-based

ISA Types

Operand locations



Which Set of Instructions?

ISA influences the execution time
 CPU time = IC x CPI x CT
 Complex Instruction Set Computing (CISC)

Reduced Instruction Set Computing (RISC)

Which Set of Instructions?

- ISA influences the execution time
 CPU time = IC x CPI x CT
- Complex Instruction Set Computing (CISC)
 May reduce IC, increase CPI, and increase CT
 CPU time may be increased
- Reduced Instruction Set Computing (RISC)
 May increases IC, reduce CPI, and reduce CT
 CPU time may be decreased

RISC vs. SISC

RISC ISA

- Simple operationsSimple and fast FU
- Fixed length
 - Simple decoder
- Limited inst. formatsEasy code generation

CISC ISA

- Complex operations
 Costly memory access
- Variable length
 - Complex decoder
- □ Limited registers
 - Hard code generation

- Register
 - Add r4, r3
- Immediate
 - □ Add r4, #3
- Displacement
 - □ Add r4,100(r1)
- Register indirect
 - **Add** r4, (r1)



- Register
 - $\square \text{ Add } r4, r3 \qquad \text{Reg}[4] = \text{Reg}[4] + \text{Reg}[3]$
- Immediate
 - Add r4, #3 Reg[4]=Reg[4]+3
- Displacement
 - □ Add r4,100(r1) ...+Mem[100+Reg[1]]
- Register indirect

■ Add r4, (r1) ...+Mem[Reg[1]]

(Add	
	Reg	
	Mem	

- Indexed
 - □ Add r3, (r1+r2)
- Direct
 - □ Add r1, (1001)
- Memory indirect
 Add r1,@(r3)
- Auto-increment
 - Add r1, (r2)+



- Indexed
 - Add r3, (r1+r2)...+Mem[Reg[1]+Reg[2]]
- Direct

- □ Add r1, (1001) ...+Mem[1001]
- Memory indirect
 - Add r1,@(r3) ...+Mem[Mem[Reg[3]]]
- Auto-increment
 - Add r1, (r2)+ ...+Mem[Reg[2]]
 - Reg[2]=Reg[2]+d



- Auto-decrement
 - □ Add r1, -(r2)
- Scaled
 Add r1, 100(r2)[r3]





Find the effective memory address

Add r2, 200(r1)

Add r2, (r1)

□ Add r2, @(r1)

Registers

r1 r2

Memory





Find the effective memory address

Add r2, 200(r1)
r2 = r2 + Mem[300]
Add r2, (r1)
r2 = r2 + Mem[100]
Add r2, @(r1)
r2 = r2 + Mem[400]



r1 r2

Memory





Instruction Format

- □ A guideline for generating/interpreting instructions
- Example: MIPS
 - Fixed size 32-bit instructions
 - Three opcode types
 - I-type: load, store, conditional branch

Opcode RS RT	Immediate
--------------	-----------

R-type: ALU operations

Opcode	RS	RT	RD	ShAmnt	Funct
	_	_	_		

J-type: jump

Opcode
