# MEMORY SYSTEM

Mahdi Nazm Bojnordi

**Assistant Professor** 

School of Computing

University of Utah

THE

OF UTAH


CS/ECE 3810: Computer Organization UNIVERSITY

### Overview

- □ This lecture
  - Memory hierarchy
  - Virtual memory
  - Virtual address


# Memory Hierarchy

Lower levels provide greater capacity longer time
 Does the program fit in main memory?
 What if running multiple programs?




# Virtual Memory

Use the main memory as a "cache" for secondary memory
 Placement policy?



# Virtual Memory

- Use the main memory as a "cache" for secondary memory
  - Placement policy?
- Allow efficient and safe sharing the physical main memory among multiple programs
  - Replacement policy?



# Virtual Memory Systems

- Provides illusion of very large memory
  - Address space of each program larger than the physical main memory
- Memory management unit (MMU)
  - Between main and secondary mem.
  - Address translation
    - Virtual address space used by the program
    - Physical address space is provided by the physical main memory



Virtual Address Space


Secondary Memory

# Virtual Memory Systems


- Provides illusion of very large memory
  - Address space of each program larger than the physical main memory
- Memory management unit (MMU)
  - Between main and secondary mem.
  - Address translation
    - Virtual address space used by the program
    - Physical address space is provided by the physical main memory

)	Арр				
۱.	Virtual Address Space				
	Translation				
ру	Main Memory				
	Secondary Memory				


Every virtual address is translated to a physical address with the help of hardware




Every virtual address is translated to a physical address with the help of hardware




Every virtual address is translated to a physical address with the help of hardware



Every virtual address is translated to a physical address with the help of hardware



Every virtual address is translated to a physical address with the help of hardware



#### **Address Translation Issues**

Where to store the table?

■ Too big for on-chip cache

Should be maintained in the main memory

#### **Address Translation Issues**


- Where to store the table?
  - Too big for on-chip cache
  - Should be maintained in the main memory
- What to do on a page table miss (page fault)?
  No valid frame assigned to the virtual page
  OS copies the page from disk to page frame

### **Address Translation Issues**

- Where to store the table?
  - Too big for on-chip cache
  - **D** Should be maintained in the main memory
- What to do on a page table miss (page fault)?
  No valid frame assigned to the virtual page
  OS copies the page from disk to page frame
- What is the cost of address translation?
  Additional accesses to main memory per every access
  Optimizations?


## **Address Translation Cost**

- Page walk: look up the physical address in the page table
  - How many pages to store the page table?




# Multi-Level Page Table

The virtual (logical) address space is broken down into multiple pages
 Example: 4KB pages



# **Translation Lookaside Buffer**


Exploit locality to reduce address translation time
 Keep the translation in a buffer for future references



# **Translation Lookaside Buffer**

Exploit locality to reduce address translation time

Keep the translation in a buffer for future references



# **Translation Lookaside Buffer**

- Just like any other cache, the TLB can be organized as fully associative, set associative, or direct
- TLB access is typically faster than cache access
  - Because TLBs are much smaller than caches
  - TLBs are typically not more than 128 to 256 entries even on high-end machines

V	Virtual Page #	Physical Page #	Dirty	Status


# **TLB in Memory Hierarchy**

On a TLB miss, is the page loaded in memory?

Yes: takes 10's cycles to update the TLB

No: page fault

Takes 1,000,000's cycles to load the page and update TLB



# **TLB in Memory Hierarchy**

On a TLB miss, is the page loaded in memory?

Yes: takes 10's cycles to update the TLB

No: page fault

Takes 1,000,000's cycles to load the page and update TLB

