
250P: Computer Systems Architecture

Lecture 6: Advanced Pipelines

Anton Burtsev April, 2020

Multicycle Instructions



© 2007 Elsevier, Inc. All rights reserved.

Effects of Multicycle Instructions

- Potentially multiple writes to the register file in a cycle
- Frequent RAW hazards
- WAW hazards (WAR hazards not possible)
- Imprecise exceptions because of o-o-o instr completion

Note: Can also increase the "width" of the processor: handle multiple instructions at the same time: for example, fetch two instructions, read registers for both, execute both, etc.

Precise Exceptions

- On an exception:
 - \geq must save PC of instruction where program must resume
 - All instructions after that PC that might be in the pipeline must be converted to NOPs (other instructions continue to execute and may raise exceptions of their own)
 - temporary program state not in memory (in other words, registers) has to be stored in memory
 - potential problems if a later instruction has already modified memory or registers
- A processor that fulfils all the above conditions is said to provide precise exceptions (useful for debugging and of course, correctness)


Dealing with these Effects

- Multiple writes to the register file: increase the number of ports, stall one of the writers during ID, stall one of the writers during WB (the stall will propagate)
- WAW hazards: detect the hazard during ID and stall the later instruction
- Imprecise exceptions: buffer the results if they complete early or save more pipeline state so that you can return to exactly the same state that you left at


Slowdowns from Stalls

- Perfect pipelining with no hazards → an instruction completes every cycle (total cycles ~ num instructions)
 → speedup = increase in clock speed = num pipeline stages
- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes
- Total cycles = number of instructions + stall cycles
- Slowdown because of stalls = 1/ (1 + stall cycles per instr)


Pipelining Limits



Gap between indep instrs: T + Tovh Gap between dep instrs: T + Tovh



Gap between indep instrs: T/3 + Tovh Gap between dep instrs: T + 3Tovh



Gap between indep instrs: T/6 + T_{ovh} Gap between dep instrs: T + 6T_{ovh}

Assume that there is a dependence where the final result of the first instruction is required before starting the second instruction

Thank you!