We also measured number of instruction misses in the L1 and L2 caches: both the overall downward trend and the approximate ratio between the three numbers were the same across all experiments.