

**CS/EE 5710/6710 Digital VLSI Design**  
**CAD Assignment #7**  
**Due Monday October 29th, 11:59pm**

**Overview:** In this assignment you will, as a group, augment your library with a few simple, but important, cells, use your library to synthesize a slightly larger example, and place and route that example using the SOC Encounter place and route tool.

**Procedure:**

1. Augment your library with the following cells. This means creating layout, cmos\_sch, symbol, behavioral, extracted, analog\_extracted, and abstract views, along with .lib, .lef, and .v information. Add these cells to your Lib6710\_xx library. Remember that all cells with the same function should have the same footprint. So, the INVXx cells should all have footprint “inv” and all non-inverting buffer cells should have the same footprint (i.e. buf), etc.
  - a. **INVX4** – an inverter with 4x drive
  - b. **INVX8** – an inverter with 8x drive
  - c. **BUF4X** – a non-inverting buffer with 4x drive. This is just a series of two inverters with the first being a 1x and the second being a 4x
  - d. **BUF8X** – a non-inverting buffer with 8x drive. The first inverter should be a 2x and the second an 8x inverter.
  - e. **NANDX2** – a NAND gate with 2x drive
  
2. Use your new Lib6710\_xx library to synthesize the **controller** state machine from the mips example in your book. The **controller.v** behavioral file is in **/uusoc/facility/cad\_common/local/class/6710/F07/examples**. Use a target speed of a 5ns clock period for your synthesis. Look at the report file to see if you were able to hit that target speed according to Synopsys. Use **syn-dc** and the **syn-script.tcl** (suitably modified for your own library and constraints) from **/uusoc/facility/cad\_common/local/class/6710/F07/synopsys** and not beh2str, or use **design\_vision** gui (**syn-dv**) and directly drive the synthesis process. Make sure to have **.synopsys\_dc.setup** (copied from ../6710/F07/synopsys) in the directory from which you run **syn-dc** or **syn-dv**. As output from synthesis to the next step you’ll need a structural Verilog file, and a **.sdc** delay constraints file from synthesis.
  
3. Place and route the structural Verilog file (**controller\_struct.v**) using SOC Encounter (**cad-soc**). See Chapter 10 in the CAD Manual for details. Use your buffer cells (footprint buf) as your clock-tree synthesis cells. You should end up with a correctly

- placed and routed circuit with no geometry or connectivity errors, and with (at least) the following files as a result
- a. **controller\_soc.v** – the structural file from SOC Encounter which includes the generated clock tree and the optimizations.
  - b. **controller.def** – the design exchange format (DEF) file that describes the placed and routed circuit
  - c. a report file for the final post-route optimization which shows whether the placed and routed circuit met the 5ns timing.
  - d. A **routed.enc** file which saves the SOC state of the final placed and routed circuit.
4. Now read the **controller.def** file back into icfb (See CAD Chapters 8 and 10 for details).
- a. Make a new library named **control**
  - b. Import the **controller.def** file to this library as a layout view. Replace the abstract cell views with layout cell views and run DRC and Extract
  - c. Import the **controller\_soc.v** file (the structural Verilog file of the final placed and routed circuit from SOC) in as a schematic and symbol view
  - d. Compare the schematic and extracted views with LVS and verify that they are the same.

## What to turn in:

1. Tar and handin electronically the following directories:
  - a. **Lib6710\_xx** – your library directory
  - b. A copy of your **Lib6710\_xx.lib**, **.lef**, **.db**, and **.v** files. These can be put in your Lib6710\_xx library directory if you like.
  - c. **control** – the icfb library you used to read in the controller layout and schematic
  - d. **soc/control** – the directory you used when you ran SOC Encounter. This directory should include (at least) the structural Verilog file from synopsys, the structural Verilog file from SOC, and the controller.def file from SOC and the SOC saved file called routed.enc that saves the final state of your placed and routed design.
2. Print and hand in physically, or produce PDF and include in your handin bundle:
  - a. Your LVS log showing that the layout and the schematic (both produced by SOC Encounter) match
  - b. The timing report from Synopsys synthesis
  - c. The post-Route timing report from SOC Encounter